Fuzzy Logic and VLSI Testing by Atre, M. V. & Kumar, D. Krishna
Defence Science Journal, Vol 45, No.4, October 1995, pp 325-332
@ 1995, DESIDOC
Fuzzy Logic and VLSI Testing
M .V. Atre and D. Krishna Kumar
Advanced Numerical Research & Analysis Group, Hyderabad-500 258
ABSTRACT
A new application of Fuzzy logic (FL), in the context of test vector generation in VLSI testing
is presented. Fuzzification of the threshold value simulation (TVS) approach and setting up of
mathematical concepts are carried out in terms of a hierarchy of membership functions. The test-vectors
are found by optimising a suitable membership function. The Fuzzy model besides giving a different
mathematical basis, also helps in defining new and better optimising functions, thus proving its utility.
The concepts outlined in this paper, though demonstrated on toy model of a circuit consisting of only
AND gates, can easily be extended to circuits with other logic gates.
being the most studied; (iii) Fault-simulators for finding
all the faults detected by a given test-vector; single,
deductive, concurrent, etc; and (iv) A TVG package
which selectively chooses a test-vector from the space
of all possible input vectors to a circuit. (A circuit
requiring m-bit string input has 2m possible different
inputs which is usually a very large number).
I. INTRODUCTION
Many different techniques Qf TVG have been
investigat,ed and i.mplemented3.4, This paper
concentrates on a directed search method developed by
Cheng and Agrawals for combinational circuits. The
threshold characteristics of the various .g.ates in the
circuit are modified such that, for any input, the output
is a continuous number between O and 1, The outputs
are calculated for both fault-free and faulty cases (some
stuck-at fault in the circuit is assumed) and the
difference t::. is used to define a cost function which
represents the distance of the input from a test-vector
and thus helps in a directed search. The entire analysis
is done via simulation and the method is called threshold
value simulation (TVS) of TVG, The important
difference between this method and other methods is
that TVS deals with circuit inputs and outputs which
are not integers but continuous real values between O
and 1. The entire analysis is carried out in terms of the
The advances in VLSI technology have brought
forward integrated circuits of extremely high
complexities. Both, the hardware and the software have
become increasingly complex with the aim of designing
and manufacturing smaller chips with higher gatecounts.
One of the key issues, as important as the design
and manufacture of chips, is VLSI testing where the
aim is that of developing sophisticated testing software
and methodologies towards ensuring high reliability of
chips. This involves widely different areas, such as
efficient testability analysis, fault modelling, fault
simulators, test vector generation packages, automatic
test equipment, etc. These topics have been discussed
in literature in detail1.2. This paper concentrates on some
aspects of test vector generation (TVG).
The main aim of TVG is to find a set of inputs
( called test vectors) to a given circuit so as to detect as
many manufacturing faults as possible. A test-vector
gives different outputs for a faulty and a fault-free
circuit. This involves: (i) Deciding the levels at which
faults need to be detected; e.g. functional, gate-Ievel,
transistor-level, PLA level, etc. , with gate-Ievel
fault-modelling being the most practical and useful. (ii)
Modelling the faults, with logical single stuck-at faults
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continuous variable, Ll which indicates how close or
far the input is from a test-vector .
y,(x,)=T,(Xgmej, O~Yg~l (2)
Fuzzy sets (FS) is precisely that branch of
mathematics which deals with the analysis of qualitative
concepts, such as close, far, tall, short, etc. Many
excellent texts exist on the subject6-7, including a
collection of fundamental papers by L.A. Zadeh8 (the
founder of FS). In this paper, it is suggested that the
'closeness' of an input from a test-vector can be
reformulated in the language of FS, as also the analysis
of any circuit with logical components (AND,
NAND ,etc. ) in terms of Fuzzy I?gic (FL ) .Thus FS and
FL are proposed as the ideal mathematical frameworks
for describing the TVS method of TVG .
A brief description of the TVS method of TVG,
along with an example, is given in Sec. 2. In Sec. 3, a
brief outline of the areas in TVS where Fuzzy concepts
can be applied is given. The complete mathematical
formulation of the TVS method in terms of FL and FS,
along with the general description of the optimisation
problem is then given in Sec. 4. The implementation of
the ideas of FL and FS are carried out in Sec. 5 for a
toy model to show the utility of the method. Discussion
and conclusions are presented in Sec. 6.
Figure I. Threshold value function for an AND gate.
Wher~ ~ is the TV function for the gate g. The
threshold function T 9 will vary from gate to gate .
Thus non binary values as gate outputs are
obtained, which ultimately yield nonbinary
primary outputs, thus helping in defining cost
functions suitable for optimisation.2. TVS & TVG
The TVS method of TVG has been presented in
detail elsewhere5. Here the basi~ ideas are briefly
presented and illustrated using a simple example.
(c) Proceeding from primary inputs, the outputs
'of all gates at level 1 are obtained, which then
serve as inputs of gates at next level, and so on,
till we arrive at the primary output of the circuit,
yc. At each level, Eqn (2) is used to proceed to
the next level. Essentially,




A threshold value (TV) function is given for each
gate whereby the output is calculated for each gate ,
given the input. The output is a continuous variable
taking values between O and 1, i.e. it is not a binary
variable. An example of the TV function for an
AND gate is given in Fig. 1. The TV functions for
other gates can be found elsewhere5.
For an input x" the output Y, is obtained as follows:
Define a mean input x. -.n:to the gate as
O~xg~1 (1)mean=l Exg, .Xg n ail input lines
i.e. , x;ean is the sumof all the inputs from different
lines divided by the number of input lines. Then
the output is
Yc(Xc) = ~1 ~,~. ~ [(Xpgmean)] (3)
is the primary output of the circuit for primary
input Xc, where ~ is the set of all primary inputs
to circuit C ,Xp, gmean is the mean primary input to
gate 9 as calculated from Eqn (1) and denotes the
composition law.
Now the entire analysis is redone by assuming the
existence of a fault in the circuit, say some logical
stuck-at fault f on some line connecting two gates.
This yields another output y: which mayor may
not be different from Yc( of the fault-free circuit).
Define
6 f{ye(Xc)} = IY:(Xc) -Ye(Xc)/ (4)
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For the primary input Kc = (ABCD) = (1010),
the primary output is easily found to be Yc = 0.0062,
by using TV function.
Introdtlcing a single fault in the circuit as
f = E s-a-O (i.e. , fault f in line E is logically
stuck-at-O), the output can be calculated to be
y: = 0.0031.
where fl lis the difference between the faulty and
the fault-free outputs and Yc Is a function of Xc.
This is interpreted as a measure of how well Xc
(as input test-vector) can distinguish betwe.en a
fault-free and faulty circuits.
For a circuit with many primary outputs, the
minimum of the entire set of fl{ .(for various
outputs) is chosen, i.e.
f:. .I ~ miD; { f:. f} (5)
Hence /:).(= 10.0031-0.00621 = 0.0031.
Also from Fig. 1, /:).rh is seen to be (0.9- 0.1),
i.e., /:).th = 0.8.
Since /:). ( = 0.0031 is not greater than /:).rh = 0.8,
or in other w0rds ct = 110.0031 is not less than
Cth = 110.8 = 1.25, it can be concluded that
Xc = (10~0) is not a te;st-vector to catch the
fault E s-a-O.
(e) A cost function C~ l:!, ~ is defined for the circuit as
ct{yc(Xc} = l/!::Jof(yc(Xc » !(6)
3. ROLE OF FUZZY SETS AND FUZZY LOGIC
, IN THRESHOLD V ALUE SIMULA TION
Concepts and techniques in FS and FL can be found
in literature6.7.
3.1 Relevance of FS and FL in TVS Model
As has been described in Sec. 2, the use of
co~tinuous, and not binary, variables leads to a natural
application of the ideas of FS and FL to the TVS method
to generate test-vectors.
..
Fuzzification of TVS can be done as follows:
(a) The value of each line can be interpreted as a
membe~ship function.,ug for that line to have value
1, l.e. , the closeness of the line to be near 1. Hence
J1J.(Xg) = Xg (7)
'According to Cheng and Agrawal5, if Cf < Cth
(where Cth is a suitably defined threshold cost),
the input Xc. to the circuit is said to.be a test-vector
for finding fault i.
Cth is determined as 1oltows. If the difference
~ f between Yc and y: is large enough. to be
unambiguously detected by the threshold function
Tg, then Xc is suitable to detect the assumed fault
in the circuit, i.e. Xc is a test-vector. Hence there
is a need for a threshold Ll~ such that t,. f > t,.th;
where t,.th is obtained for the TV function. Cth is
then determined from t,.th ~y Eqn (6).
(f) For any two inputs x~ and ~ which are not
test-vectors (i.e., C,~) and C,~) both > Cth)' ~
is said to be better than ~ if Cf (x~) < C,~). This
helps in setting up a directed search around ~ and
not ~.
Example
The above ideas are illustrated for a simple
three AND gates-circuit shown in Fig. 2. The lines
are labelled by alphabets A to G . where A is the FS of the property of the line having
values 'close' to 1.
(b) Defing a logic function Lg for 9 which maps inputs
to outputs in terms of membership functions:
L. : (8)
where Jg is the gate output.
At any intermediate level, the FL rules are used
to determine the output for any gate. For example ,
if {JlA(XJ... JlA(XN)} are the il1puts for an N-input
AND gate, then the output is 6
{J.lA(Xg)} -J.lA (Yg).
(c)
Jl(Y,.) =miD {JlA (XI) PA (XN) } (9)FIgure 2. Simple circuit made up or three AND gates.
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4. THEORETICAL FORMULATION
4.1 Notation
Thus the outputs of gates are calculated using FL
and not TVS model. Rules for other gates can also
be used6 similarly.
( d) The output at the final level, i.e. , the primary
output, is the membership function 11 cfor the entire
circuit in terms of the primary input Xc.
(e) The outputs for the faulty and the fault-free cases,
calculated using FL then define 6 l{yc( Xc) } as in
Eqn (4) which, in turn helps define a new
membership function l1t;yc(~;», where B is the
FS of outputs having the property of
.distinguishing' the two cas~s, and detecting fault f.
(1) An intermediate distance function d~xc) in the
space of all primary inputs Xc is defined in terms
of 6 f(yc(~» to measure how close Xc is to a
test-vector .
(g) Another membership function 11£(~) is defined on
Xc in terms of dl (Xc), where D is the FS of inputs
'close' to the test-vector.
Optimisation of 11£ leads to a directed search for
a test-vector .
The following points need to be noted:
(a) TV function (Fig. 1) h~s to be used at the first
level to get outputs of gates from primary inputs.
This can be readily seen in the case of an n-input
AND gate: If anyone input is 0, Eqn. (9) gives
the output as 0, and for a circuit of AND gates
the primary output will always be 0. But once we
get non zero values, then only Eqn. (9) is used.




9 an elemental logic gate in the circuit
C circuit comprising logic gates
Xg input to 9
x; input to gate 9 at level n
Xg set of all inputs to 9 ~
Yg outputfromg
~ threshold value function ofg, i.e.
Yg = Tg(xg)
Xc primary input to circuit C
Xp,g primary input to gate 9
Xc set of all primary inputs to C
Yc primary output from C
y c set of all possible primary outputs
f single stuck-at-fault in C
F set of all single stuck-at-faults in C
R (r:O~r~l)
R+ (r:O ~ r~ 00 )
P(~) set ofFS defined on Xc
JlA membership function for AEP(Xc).
4.2 Fuzzification for the TVS Model
(a) Let KcE Xc be some primary input to the C. Then
.Kc can be broken up into a number of primary
inputs to various gates at level 1. Hence Xo can be




-Jo Jii- ~f= JiJ- df-JiriJll (b) For each gate 9 at level
as x;ean,1 from Eqn (1).
define the mean input
where A is the FS of outputs close to 1, B is the
FS of outputs 'disttnguishing' faulty and fault-free
cases, and D is the Fuzzy set of inputs 'close' to
the test-vector .
(c) Optimisation of Jl.J is basically an optimisation of
a Fuzzy variable.
( d) Dependence of d~xc) on Jl.£ leads to certain
restrictions on d(xc), but it is general enough to
allow defining a variety of functions.
A rigorous description of all the above ideas will be
presented in the next section.
Thus the outputs to all gates at level 1 are
obtained which, in turn, act as inputs to gates at
level 2,
{Y;J = {r,}. (12)
The outputs for succeeding levels of gates are
calculated using FL as described below. (The
328
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In short, if xm and ym denote the inputs and the
outputs at the m th level and [Lg]m denotes the
rule Lg implemented m times, then, symbolically,
reason for treating le:vel 1 separately has been
discussed in Sec. 3).
Let AE P(x:> be a FS on X; (the set of inputs to
the n th level gates) .A is defined as the set of x;
having values close to 1. Let JlJ.(x:> be the
membership function for input x; of 9 to have value
close to 1. Por simplicity, the membership function
is assumed to have the same value as the input
itself, i.e.,
(c)
Yc ; ~ = (L:>[KNj = L'V-l] = LjL:-1 [XN-l]
=L:. L:-1 ...L;[r]
= [Lg]N-l .Tg[x~g ~ (19)
Compare Eqn (19) with Eqn (3) where Yc is
obtained by applying Tg repeatedly. Hence,
(13)J.ll (x:> = x;.
Yc = z [Kc]
Thus, for the full set of inputs
where
<X;)= {Jll <~} (14)
z = [L,]N.{ Tggives the corresponding membership functions. A
very important task of identifying the values on
each line as the membership function itself has
been carried out here.
denotes the operator for obtaining the primary
output from the primary input, i.e.,
z:~- yc= {Yc}Let Lg be the FL rule for gate 9 which yields the
output membership function, given the input
membership functions, i.e. ,
(d)
where Yc takes values between O and 1.
Since Yc depends on xc' it is written as Yc (xc
L;: {.uA(X:>}~ ~, (15) (f)
where Lg is defined in Eqn (8) and n stands for
the n th level. Hence the output of gate at level
n is found, given the inputs at level n, provided
L; is known. For example, if 9 is an m-input AND
gate, then
The process of finding the output Yc for C can be
repeated after assuming that a particular fault
fEF exists in the circuit (e.g., a particular line
having a logical stuck-at fault).
Hen<;e the function Z is modified to a function Zl
such that
Zf: F x ~-+ ycyn = .ul(y;>=min {.U.!(X:>I' .U.!(X:>2'
.u.t(x;Jm}
(16) i.e. , the operator transforming Xc into Yc depends
on the chosen fault fE F. This redefines' the primary
output as yf wherewhere the subscripts 1...m stand for the m inputs.
Hence instead of using the TV function to calculate
outputs at each stage, the FL rule (Eqn (16»,
which defines L; for an AND gate, is employed.
Thus the sequence
1= Z~f,Xc),
Thus the output of the circuit, for a given f~ult
is calculated using FL.
le)
-.,n- Xn+l -Ilg ( Xn+l ) -vn+l -~+2 -
Jg 9 rA 9 .rg 9 .
(g)
-+x:~Jl.l(x:>-+L,~~. (18)
Define a new variable





is obtained until the last level N is reached,
whereby the output is identified as the primary
output of the entire circuit
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(k)This is the 'measure' of the Fuzzy analysis to
distinguish between the outputs corresponding to
faulty and fault-free circuits and thus detecting the
fault f. This enables the definition of another FS,
B EP (~). Here B is the FS 'capable' of detecting
f and is described by the membership function
J1J(~), where
Optimisation of the Fuzzy membership function
pJ will lead to a test-vector. Also, comparison of
P£ for two primary inputs x: and x; will tell which
of the two inputs is better, thus leading to a
directed search.
Jl:(Xc) = [::.'(yc(Xc» (27)
4.3 Some Candidates for d', Threshold, Test-vectors
It has been argued in the previous section that dl is
a monotonically decreasing function of ~ ~ The
boundary conditions are:
Worst case: ~f= 0- df- 00 -Jl£ = 0,
Best ca~~: ~f= I-df=~Jl£= 1. (32)(h)
Hence the notion of 'ability' or 'measure' to detect
f has also been fuzzified.
It is desirable to define a function
Some of the likely candidates for dl are










tan7t/2( 1- ~ !f2 ) -1
(-lnLl f)/~ f
cosech ~ f-O.8509
where d~xc) is a measure of the distance of Xc to
a test-vector. If Xc is a test-vector then d~xc)=O,
and if Xc is definitely not a test-vector then d~xc)
is 00.
It is obvious that dl should be a function of 6 ~ (33)
i.e.,
df=d16.'Jo (29)
(i) Requirement: dlis a monotonic decreasing function
of I::. ~
Justification: I::. l is a measure of the outputs to be
different far fa~lty and faultless circuits. If I::. l =
0, then both outputs are identical and Xc is definitely
not a test-vector .
As I::. l increases, the capability to distinguish
the outputs increases, which should result in Xc
coming closer to a test-vector, i.e. , in dldecreasing.
As I::. l becomes 1, Xc becomes a test -vector and dl
becomes zero. Thus as I::. l increases from 0 to 1,
dl should decrease from 00 'to 0 continuously.
The definition dl= 116 1-1 can be seen to correspond
to the cost function defined by Cheng and Agrawals.
The monotonic property of dl allows many more
definitions in terms of 6 I, as given by the expressions
given in (33).
Though Cheng and AgrawalS define a cost function
dl (which is essentially equivalent to 11(~ 1-1» and then
minimise it, the function optimised in this paper is the
Fuzzy' f':anction Jl£, which has a more natural
interpretation in the language of FS.
It is also possible to define dth (the threshold for d~
from the 6th' in turn leading DD.~'. thus enabling
the determining of a test-vector. In fact, Kc is a
test-vector if
6'xc) > 6th"
~ d'xc) < drh"
~ JLJ(XC) > JLD,th (34)(j)
If df is not monotonic, then an increase in 6 f will
result in an increase in df, which is meaningless.
A new membership function .u£(xc), where
f -
JiD:~-R (30) 5. IMPLEMENT A TION FOR A SIMPLE CIRCUIT
5.1 Sample Calculation
We demonstrate the calculation of 6 f for the circuit
given in Fig. 2.
Let Xc = (1010). Then lines E and F attain values
0.056 each as obtained from TV function. At the secol:td
can be defined in terms of df. Here D E P(Xc) is
a fS of inputs close to a test-vector for detecting
fault i. J1v' is defined as9-11.
J1v' = 11(1 +dJ. (31)
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between a 'good' vector and a .bad' vector than other
functions. In fact, the choice of functions as per the
.goodness' dictated by FL may be made in the following
order: (l/e) eIJ.A -1, -1/~ In ~-1, tan1l/2(1-~/2)-1,
cosech ~-0-.8509, 1/~ -1 (corresponding to Cheng and
Agrawal), -In( ~/e)-I.
Table 2. d~ JlD' JiD.tb' d". for six different cases (the superscript f is
dropped for brevity)
Vectors t:,. d=(11 !;,.)-1 /l=l/(l+d)
level, min (0.056, 0.056) =- 0.056 is calculated. Hence
rc = 0.056.
On the other hand, if there is a fault f = E s-a-O,
then line E has value 0 and line Fhas.value 0.056. Hence
r: = min (0, 0.056) = 0. Thus 6 f = 0.056.
It can be s~en that, after the first level, there is no
need to refer to TV function but minima of a set of
numbers need be computed, which is faster .
Since 6th = 0.8, and 6{ <6th ,;itis concluded that




















5.2 Complete Calculations, Test-vectors d,h=0.25
JiD.th = 0.8
Vectors ~ d= lIe exp(116)-1 Ii= 11(1 +d)
Since. the circuit in Fig. 2 is small, explicit
calculations were carried out for all the input vectors.
(Not all primary inputs ga"Ve different answers because
of symmetry .Only the relevant ones are mentioned, )
Table 1 gives the 6 fas computed'by the TVS method
of Cheng and Agrawal (briefly denoted by 61VS) and
also by the FL method (denoted by 6FL) for the single
stuck-at-fault E s-a-G. The cost function ~s = 11 61VS
is also given, Obviously (1111) is a test-vector.
Table 1. L\ f for difTeren~ inputs as obtained using TVS and Fl
methods. CTVS is the cost function = 1/ L\TVS






















































The df for six different functions mentioned in Sec.
4.3 is calculated, along with the membership function
11.£, as also dth and I1.D,th. All these results are presented
in Table 2. (The superscript f is dropped for brevity. )
It can be obviously seen that all of them choose (1111)
as the test-vector to (ietect E s-a-O.
It is interesting to note that although all the different
functions for df yield numerically similar values for .UD.th
(between 0.726 and 0.818) and dth(0.223 to 0.378), the
11.£ values vary over a very wide margin (0.258 to
O.478x 10-1.
If the quality of a definition for df depends on how
far the value of .ub for an input which is not a test-vector ,
is from .uD.th' then it is reasonable to conclude that
df=(1/e)exp(1/,61-1 does a much better discrimination
6. DISCUSSION AND CONCLUSIONS
A new mathematical framework for the TVS ofTVG
has been presented by invoking the concepts of FS and
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FL. Fuzzification of various issues and introduction of
() hierarchy of membership functions defined for
different FS over the universal set of input vectors were
carried out. The search for a test -vector was retranslated
into an optimisation problem of a Fuzzy function.
The paper also presents a new applicat,ion of FS and
FL. especially in the field of VLSI testing and TVG.
The nonbinary variables in TVS model provided an




Using FL, some interesting functions were defined
which were found to possess some particular properties.
This, in turn, led to the finding of many more functions
as choices for the cost or optimising functions. Of
course, different cost functions can be defined ,ad hoc
anyway in the TVS model, but the analysis cariied out
in this paper gives a different perspective and basis for
the various concepts introduced.
3
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